

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM,MLB,J13

2/23/12

Page

(.cssa)

Contents

Sync

Date

1

1

Table of Contents

J30_MLB

07/27/2011

2

2

System Block Diagram

J13_MLB_NON_POR

11/10/2011

3

3

Revision History

J13_MLB_NON_POR

11/10/2011

4

4

Revision History

J30_MLB

07/27/2011

5

5

BOM Configuration

J30_MLB

07/27/2011

6

7

Functional Test / No Test

K21_MLB

07/29/2011

7

8

Power Aliases

K21_MLB

07/29/2011

8

9

Signal Aliases

J13_MLB_NON_POR

11/10/2011

9

10

CPU DMI/PEG/FDI/RSVD

J13_MLB_NON_POR

10/17/2011

10

11

CPU CLOCK/MISC/JTAG

J30_MLB

07/27/2011

11

12

CPU DDR3 INTERFACES

J30_MLB

07/27/2011

12

13

CPU POWER

J13_MLB_NON_POR

11/10/2011

13

14

CPU GROUNDS

J30_MLB

07/27/2011

14

16

CPU DECOUPLING-I

J11_MLB

10/03/2011

15

17

CPU DECOUPLING-II

K21_MLB

07/29/2011

16

18

PCH SATA/PCIE/CLK/LPC/SPI

J30_MLB

07/27/2011

17

19

PCH DMI/FDI/PM/Graphics

J30_MLB

07/27/2011

18

20

PCH PCI/USB/TP/RSVD

J13_MLB_NON_POR

11/10/2011

19

21

PCH GPIO/MISC/NCTF

J11_MLB

09/16/2011

20

22

PCH POWER

J11_MLB

09/30/2011

21

23

PCH GROUNDS

J30_MLB

07/27/2011

22

24

PCH DECOUPLING

J11_MLB

10/03/2011

23

25

CPU & PCH XDP

J13_MLB_NON_POR

10/17/2011

24

26

USB HUB & MUX

J13_MLB_NON_POR

11/10/2011

25

27

Clock (CK505) and Chipset Support

K21_MLB

07/29/2011

26

28

CPU Memory S3 Support

J13_MLB_NON_POR

11/10/2011

27

29

DDR3 DRAM CHANNEL A (0-31)

K21_MLB

07/28/2011

28

30

DDR3 DRAM CHANNEL A (32-63)

K21_MLB

07/28/2011

29

31

DDR3 DRAM CHANNEL B (0-31)

K21_MLB

07/28/2011

30

32

DDR3 DRAM CHANNEL B (32-63)

K21_MLB

07/28/2011

31

33

FSB/DDR3/FRAMEBUF Vref Margining

J11_MLB

08/04/2011

32

34

DDR3 Bypassing/Termination

K21_MLB

07/28/2011

33

35

SecureDigital Card Reader

J13_MLB_NON_POR

11/10/2011

34

36

Thunderbolt Host (1 of 2)

J11_MLB

09/30/2011

35

37

Thunderbolt Host (2 of 2)

J11_MLB

10/04/2011

36

38

TBT Power Support

J13_MLB_NON_POR

11/10/2011

37

40

X21 WIRELESS CONNECTOR

J11_MLB

10/11/2011

38

45

SSD CONNECTOR

J13_MLB_NON_POR

10/17/2011

39

46

External A USB3 Connector

J11_MLB

09/30/2011

40

47

Left I/O (LIO) Connector

J13_MLB_NON_POR

11/10/2011

41

49

SMC

J13_MLB_NON_POR

10/17/2011

42

50

SMC Support

J13_MLB_NON_POR

11/10/2011

43

51

LPC+SPI Debug Connector

J11_MLB

09/08/2011

44

52

SMBus Connections

J11_MLB

10/04/2011

45

53

Voltage & Load Side Current Sensing

J11_MLB

12/02/2011

Page

(.cssa)

Contents

Sync

Date

46

54

High Side Current Sensing

J13_MLB_NON_POR

10/17/2011

47

55

Thermal Sensors

J11_MLB

08/03/2011

48

56

Fan

K21_MLB

07/28/2011

49

57

IPD / KBD Backlight

J13_MLB_NON_POR

11/10/2011

50

61

SPI ROM

K21_MLB

07/28/2011

51

62

AUDIO0: SPEAKER AMP

J11_MLB

09/30/2011

52

69

DC-In & Battery Connectors

J13_MLB_NON_POR

11/10/2011

53

70

PBus Supply & Battery Charger

J13_MLB_NON_POR

11/10/2011

54

71

System Agent Supply

J13_MLB_NON_POR

10/17/2011

55

72

5V / 3.3V Power Supply

J13_MLB_NON_POR

10/17/2011

56

73

1.5V DDR3 Supply

J11_MLB

12/02/2011

57

74

CPU IMVP7 & AXG VCore Regulator

J11_MLB

10/14/2011

58

75

CPU IMVP7 & AXG VCore Output

J13_MLB_NON_POR

10/17/2011

59

76

CPU VCCIO (1.05V) Power Supply

J13_MLB_NON_POR

10/17/2011

60

77

Misc Power Supplies

K21_MLB

07/28/2011

61

78

Power FETs

K21_MLB

07/28/2011

62

79

Power Control 1/ENABLE

J13_MLB_NON_POR

11/10/2011

63

90

Internal DisplayPort Connector

K21_MLB

07/28/2011

64

94

Thunderbolt Connector A

J11_MLB

10/03/2011

65

97

LCD Backlight Driver

K21_MLB

07/28/2011

66

100

CPU Constraints

J13_CONSTRAINTS

01/11/2012

67

101

Memory Constraints

J13_CONSTRAINTS

01/11/2012

68

102

PCH Constraints 1

J13_CONSTRAINTS

01/11/2012

69

103

PCH Constraints 2

J13_CONSTRAINTS

01/11/2012

70

105

Thunderbolt Constraints

J13_CONSTRAINTS

01/11/2012

71

106

SMC Constraints

J13_CONSTRAINTS

01/11/2012

72

108

Project Specific Constraints

J13_CONSTRAINTS

01/11/2012

73

109

PCB Rule Definitions

J13_CONSTRAINTS

01/11/2012

SCHEM,MLB,J13

2/23/12

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

2012-02-23

Page

(.cssa)

Contents

Sync

Date

1

1

Table of Contents

J30_MLB

07/27/2011

2

2

System Block Diagram

J13_MLB_NON_POR

11/10/2011

3

3

Revision History

J13_MLB_NON_POR

11/10/2011

4

4

Revision History

J30_MLB

07/27/2011

5

5

BOM Configuration

J30_MLB

07/27/2011

6

7

Functional Test / No Test

K21_MLB

07/29/2011

7

8

Power Aliases

K21_MLB

07/29/2011

8

9

Signal Aliases

J13_MLB_NON_POR

11/10/2011

9

10

CPU DMI/PEG/FDI/RSVD

J13_MLB_NON_POR

10/17/2011

10

11

CPU CLOCK/MISC/JTAG

J30_MLB

07/27/2011

11

12

CPU DDR3 INTERFACES

J30_MLB

07/27/2011

12

13

CPU POWER

J13_MLB_NON_POR

11/10/2011

13

14

CPU GROUNDS

J30_MLB

07/27/2011

14

16

CPU DECOUPLING-I

J11_MLB

10/03/2011

15

17

CPU DECOUPLING-II

K21_MLB

07/29/2011

16

18

PCH SATA/PCIE/CLK/LPC/SPI

J30_MLB

07/27/2011

17

19

PCH DMI/FDI/PM/Graphics

J30_MLB

07/27/2011

18

20

PCH PCI/USB/TP/RSVD

J13_MLB_NON_POR

11/10/2011

19

21

PCH GPIO/MISC/NCTF

J11_MLB

09/16/2011

20

22

PCH POWER

J11_MLB

09/30/2011

21

23

PCH GROUNDS

J30_MLB

07/27/2011

22

24

PCH DECOUPLING

J11_MLB

10/03/2011

23

25

CPU & PCH XDP

J13_MLB_NON_POR

10/17/2011

24

26

USB HUB & MUX

J13_MLB_NON_POR

11/10/2011

25

27

Clock (CK505) and Chipset Support

K21_MLB

07/29/2011

26

28

CPU Memory S3 Support

J13_MLB_NON_POR

11/10/2011

27

29

DDR3 DRAM CHANNEL A (0-31)

K21_MLB

07/28/2011

28

30

DDR3 DRAM CHANNEL A (32-63)

K21_MLB

07/28/2011

29

31

DDR3 DRAM CHANNEL B (0-31)

K21_MLB

07/28/2011

30

32

DDR3 DRAM CHANNEL B (32-63)

K21_MLB

07/28/2011

31

33

FSB/DDR3/FRAMEBUF Vref Margining

J11_MLB

08/04/2011

32

34

DDR3 Bypassing/Termination

K21_MLB

07/28/2011

33

35

SecureDigital Card Reader

J13_MLB_NON_POR

11/10/2011

34

36

Thunderbolt Host (1 of 2)

J11_MLB

09/30/2011

35

37

Thunderbolt Host (2 of 2)

J11_MLB

10/04/2011

36

38

TBT Power Support

J13_MLB_NON_POR

11/10/2011

37

40

X21 WIRELESS CONNECTOR

J11_MLB

10/11/2011

38

45

SSD CONNECTOR

J13_MLB_NON_POR

10/17/2011

39

46

External A USB3 Connector

J11_MLB

09/30/2011

40

47

Left I/O (LIO) Connector

J13_MLB_NON_POR

11/10/2011

41

49

SMC

J13_MLB_NON_POR

10/17/2011

42

50

SMC Support

J13_MLB_NON_POR

11/10/2011

43

51

LPC+SPI Debug Connector

J11_MLB

09/08/2011

44

52

SMBus Connections

J11_MLB

10/04/2011

45

53

Voltage & Load Side Current Sensing

J11_MLB

12/02/2011

Page

(.cssa)

Contents

Sync

Date

46

54

High Side Current Sensing

J13_MLB_NON_POR

10/17/2011

47

55

Thermal Sensors

J11_MLB

08/03/2011

48

56

Fan

K21_MLB

07/28/2011

49

57

IPD / KBD Backlight

J13_MLB_NON_POR

11/10/2011

50

61

SPI ROM

K21_MLB

07/28/2011

51

62

AUDIO0: SPEAKER AMP

J11_MLB

09/30/2011

52

69

DC-In & Battery Connectors

J13_MLB_NON_POR

11/10/2011

53

70

PBus Supply & Battery Charger

J13_MLB_NON_POR

11/10/2011

54

71

System Agent Supply

J13_MLB_NON_POR

10/17/2011

55

72

5V / 3.3V Power Supply

J13_MLB_NON_POR

10/17/2011

56

73

1.5V DDR3 Supply

J11_MLB

12/02/2011

57

74

CPU IMVP7 & AXG VCore Regulator

J11_MLB

10/14/2011

58

75

CPU IMVP7 & AXG VCore Output

J13_MLB_NON_POR

10/17/2011

59

76

CPU VCCIO (1.05V) Power Supply

J13_MLB_NON_POR

10/17/2011

60

77

Misc Power Supplies

K21_MLB

07/28/2011

61

78

Power FETs

K21_MLB

07/28/2011

62

79

Power Control 1/ENABLE

J13_MLB_NON_POR

11/10/2011

63

90

Internal DisplayPort Connector

K21_MLB

07/28/2011

64

94

Thunderbolt Connector A

J11_MLB

10/03/2011

65

97

LCD Backlight Driver

K21_MLB

07/28/2011

66

100

CPU Constraints

J13_CONSTRAINTS

01/11/2012

67

101

Memory Constraints

J13_CONSTRAINTS

01/11/2012

68

102

PCH Constraints 1

J13_CONSTRAINTS

01/11/2012

69

103

PCH Constraints 2

J13_CONSTRAINTS

01/11/2012

70

105

Thunderbolt Constraints

J13_CONSTRAINTS

01/11/2012

71

106

SMC Constraints

J13_CONSTRAINTS

01/11/2012

72

108

Project Specific Constraints

J13_CONSTRAINTS

01/11/2012

73

109

PCB Rule Definitions

J13_CONSTRAINTS

01/11/2012

SCHEM,MLB,J13

2/23/12

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

2012-02-23

Page

(.cssa)

Contents

Sync

Date

1

1

Table of Contents

J30_MLB

07/27/2011

2

2

System Block Diagram

J13_MLB_NON_POR

11/10/2011

3

3

Revision History

J13_MLB_NON_POR

11/10/2011

4

4

Revision History

J30_MLB

07/27/2011

5

5

BOM Configuration

J30_MLB

07/27/2011

6

7

Functional Test / No Test

K21_MLB

07/29/2011

7

8

Power Aliases

K21_MLB

07/29/2011

8

9

Signal Aliases

J13_MLB_NON_POR

11/10/2011

9

10

CPU DMI/PEG/FDI/RSVD

J13_MLB_NON_POR

10/17/2011

10

11

CPU CLOCK/MISC/JTAG

J30_MLB

07/27/2011

11

12

CPU DDR3 INTERFACES

J30_MLB

07/27/2011

12

13

CPU POWER

J13_MLB_NON_POR

11/10/2011

13

14

CPU GROUNDS

J30_MLB

07/27/2011

14

16

CPU DECOUPLING-I

J11_MLB

10/03/2011

15

17

CPU DECOUPLING-II

K21_MLB

07/29/2011

16

18

PCH SATA/PCIE/CLK/LPC/SPI

J30_MLB

07/27/2011

17

19

PCH DMI/FDI/PM/Graphics

J30_MLB

07/27/2011

18

20

PCH PCI/USB/TP/RSVD

J13_MLB_NON_POR

11/10/2011

19

21

PCH GPIO/MISC/NCTF

J11_MLB

09/16/2011

20

22

PCH POWER

J11_MLB

09/30/2011

21

23

PCH GROUNDS

J30_MLB

07/27/2011

22

24

PCH DECOUPLING

J11_MLB

10/03/2011

23

25

CPU & PCH XDP

J13_MLB_NON_POR

10/17/2011

24

26

USB HUB & MUX

J13_MLB_NON_POR

11/10/2011

25

27

Clock (CK505) and Chipset Support

K21_MLB

07/29/2011

26

28

CPU Memory S3 Support

J13_MLB_NON_POR

11/10/2011

27

29

DDR3 DRAM CHANNEL A (0-31)

K21_MLB

07/28/2011

28

30

DDR3 DRAM CHANNEL A (32-63)

K21_MLB

07/28/2011

29

31

DDR3 DRAM CHANNEL B (0-31)

K21_MLB

07/28/2011

30

32

DDR3 DRAM CHANNEL B (32-63)

K21_MLB

07/28/2011

31

33

FSB/DDR3/FRAMEBUF Vref Margining

J11_MLB

08/04/2011

32

34

DDR3 Bypassing/Termination

K21_MLB

07/28/2011

33

35

SecureDigital Card Reader

J13_MLB_NON_POR

11/10/2011

34

36

Thunderbolt Host (1 of 2)

J11_MLB

09/30/2011

35

37

Thunderbolt Host (2 of 2)

J11_MLB

10/04/2011

36

38

TBT Power Support

J13_MLB_NON_POR

11/10/2011

37

40

X21 WIRELESS CONNECTOR

J11_MLB

10/11/2011

38

45

SSD CONNECTOR

J13_MLB_NON_POR

10/17/2011

39

46

External A USB3 Connector

J11_MLB

09/30/2011

40

47

Left I/O (LIO) Connector

J13_MLB_NON_POR

11/10/2011

41

49

SMC

J13_MLB_NON_POR

10/17/2011

42

50

SMC Support

J13_MLB_NON_POR

11/10/2011

43

51

LPC+SPI Debug Connector

J11_MLB

09/08/2011

44

52

SMBus Connections

J11_MLB

10/04/2011

45

53

Voltage & Load Side Current Sensing

J11_MLB

12/02/2011

Page

(.cssa)

Contents

Sync

Date

46

54

High Side Current Sensing

J13_MLB_NON_POR

10/17/2011

47

55

Thermal Sensors

J11_MLB

08/03/2011

48

56

Fan

K21_MLB

07/28/2011

49

57

IPD / KBD Backlight

J13_MLB_NON_POR

11/10/2011

50

61

SPI ROM

K21_MLB

07/28/2011

51

62

AUDIO0: SPEAKER AMP

J11_MLB

09/30/2011

52

69

DC-In & Battery Connectors

J13_MLB_NON_POR

11/10/2011

53

70

PBus Supply & Battery Charger

J13_MLB_NON_POR

11/10/2011

54

71

System Agent Supply

J13_MLB_NON_POR

10/17/2011

55

72

5V / 3.3V Power Supply

J13_MLB_NON_POR

10/17/2011

56

73

1.5V DDR3 Supply

J11_MLB

12/02/2011

57

74

CPU IMVP7 & AXG VCore Regulator

J11_MLB

10/14/2011

58

75

CPU IMVP7 & AXG VCore Output

J13_MLB_NON_POR

10/17/2011

59

76

CPU VCCIO (1.05V) Power Supply

J13_MLB_NON_POR

10/17/2011

60

77

Misc Power Supplies

K21_MLB

07/28/2011

61

78

Power FETs

K21_MLB

07/28/2011

62

79

Power Control 1/ENABLE

J13_MLB_NON_POR

11/10/2011

63

90

Internal DisplayPort Connector

K21_MLB

07/28/2011

64

94

Thunderbolt Connector A

J11_MLB

10/03/2011

65

97

LCD Backlight Driver

K21_MLB

07/28/2011

66

100

CPU Constraints

J13_CONSTRAINTS

01/11/2012

67

101

Memory Constraints

J13_CONSTRAINTS

01/11/2012

68

102

PCH Constraints 1

J13_CONSTRAINTS

01/11/2012

69

103

PCH Constraints 2

J13_CONSTRAINTS

01/11/2012

70

105

Thunderbolt Constraints

J13_CONSTRAINTS

01/11/2012

71

106

SMC Constraints

J13_CONSTRAINTS

01/11/2012

72


108

Project Specific Constraints

J13_CONSTRAINTS

01/11/2012

73



J13 POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture, showing the flow of power from the AC adapter through various regulators and components to the Cougar-Point (PCH) and CPU. Key components include:

- AC Adapter:** J6900, DCIN (14.5V), F6901 (6A FUSE).
- Battery Charger:** U7000 (ISL6259HRTZ), R7020, R7050, Q7055, Q7056, Q7057, Q7058, Q7059, Q7060, Q7061, Q7062, Q7063, Q7064, Q7065, Q7066, Q7067, Q7068, Q7069, Q7070, Q7071, Q7072, Q7073, Q7074, Q7075, Q7076, Q7077, Q7078, Q7079, Q7080, Q7081, Q7082, Q7083, Q7084, Q7085, Q7086, Q7087, Q7088, Q7089, Q7090, Q7091, Q7092, Q7093, Q7094, Q7095, Q7096, Q7097, Q7098, Q7099, Q7100, Q7101, Q7102, Q7103, Q7104, Q7105, Q7106, Q7107, Q7108, Q7109, Q7110, Q7111, Q7112, Q7113, Q7114, Q7115, Q7116, Q7117, Q7118, Q7119, Q7120, Q7121, Q7122, Q7123, Q7124, Q7125, Q7126, Q7127, Q7128, Q7129, Q7130, Q7131, Q7132, Q7133, Q7134, Q7135, Q7136, Q7137, Q7138, Q7139, Q7140, Q7141, Q7142, Q7143, Q7144, Q7145, Q7146, Q7147, Q7148, Q7149, Q7150, Q7151, Q7152, Q7153, Q7154, Q7155, Q7156, Q7157, Q7158, Q7159, Q7160, Q7161, Q7162, Q7163, Q7164, Q7165, Q7166, Q7167, Q7168, Q7169, Q7170, Q7171, Q7172, Q7173, Q7174, Q7175, Q7176, Q7177, Q7178, Q7179, Q7180, Q7181, Q7182, Q7183, Q7184, Q7185, Q7186, Q7187, Q7188, Q7189, Q7190, Q7191, Q7192, Q7193, Q7194, Q7195, Q7196, Q7197, Q7198, Q7199, Q7200, Q7201, Q7202, Q7203, Q7204, Q7205, Q7206, Q7207, Q7208, Q7209, Q7210, Q7211, Q7212, Q7213, Q7214, Q7215, Q7216, Q7217, Q7218, Q7219, Q7220, Q7221, Q7222, Q7223, Q7224, Q7225, Q7226, Q7227, Q7228, Q7229, Q7230, Q7231, Q7232, Q7233, Q7234, Q7235, Q7236, Q7237, Q7238, Q7239, Q7240, Q7241, Q7242, Q7243, Q7244, Q7245, Q7246, Q7247, Q7248, Q7249, Q7250, Q7251, Q7252, Q7253, Q7254, Q7255, Q7256, Q7257, Q7258, Q7259, Q7260, Q7261, Q7262, Q7263, Q7264, Q7265, Q7266, Q7267, Q7268, Q7269, Q7270, Q7271, Q7272, Q7273, Q7274, Q7275, Q7276, Q7277, Q7278, Q7279, Q7280, Q7281, Q7282, Q7283, Q7284, Q7285, Q7286, Q7287, Q7288, Q7289, Q7290, Q7291, Q7292, Q7293, Q7294, Q7295, Q7296, Q7297, Q7298, Q7299, Q7300, Q7301, Q7302, Q7303, Q7304, Q7305, Q7306, Q7307, Q7308, Q7309, Q7310, Q7311, Q7312, Q7313, Q7314, Q7315, Q7316, Q7317, Q7318, Q7319, Q7320, Q7321, Q7322, Q7323, Q7324, Q7325, Q7326, Q7327, Q7328, Q7329, Q7330, Q7331, Q7332, Q7333, Q7334, Q7335, Q7336, Q7337, Q7338, Q7339, Q7340, Q7341, Q7342, Q7343, Q7344, Q7345, Q7346, Q7347, Q7348, Q7349, Q7350, Q7351, Q7352, Q7353, Q7354, Q7355, Q7356, Q7357, Q7358, Q7359, Q7360, Q7361, Q7362, Q7363, Q7364, Q7365, Q7366, Q7367, Q7368, Q7369, Q7370, Q7371, Q7372, Q7373, Q7374, Q7375, Q7376, Q7377, Q7378, Q7379, Q7380, Q7381, Q7382, Q7383, Q7384, Q7385, Q7386, Q7387, Q7388, Q7389, Q7390, Q7391, Q7392, Q7393, Q7394, Q7395, Q7396, Q7397, Q7398, Q7399, Q7400, Q7401, Q7402, Q7403, Q7404, Q7405, Q7406, Q7407, Q7408, Q7409, Q7410, Q7411, Q7412, Q7413, Q7414, Q7415, Q7416, Q7417, Q7418, Q7419, Q7420, Q7421, Q7422, Q7423, Q7424, Q7425, Q7426, Q7427, Q7428, Q7429, Q7430, Q7431, Q7432, Q7433, Q7434, Q7435, Q7436, Q7437, Q7438, Q7439, Q7440, Q7441, Q7442, Q7443, Q7444, Q7445, Q7446, Q7447, Q7448, Q7449, Q7450, Q7451, Q7452, Q7453, Q7454, Q7455, Q7456, Q7457, Q7458, Q7459, Q7460, Q7461, Q7462, Q7463, Q7464, Q7465, Q7466, Q7467, Q7468, Q7469, Q7470, Q7471, Q7472, Q7473, Q7474, Q7475, Q7476, Q7477, Q7478, Q7479, Q7480, Q7481, Q7482, Q7483, Q7484, Q7485, Q7486, Q7487, Q7488, Q7489, Q7490, Q7491, Q7492, Q7493, Q7494, Q7495, Q7496, Q7497, Q7498, Q7499, Q7500, Q7501, Q7502, Q7503, Q7504, Q7505, Q7506, Q7507, Q7508, Q7509, Q7510, Q7511, Q7512, Q7513, Q7514, Q7515, Q7516, Q7517, Q7518, Q7519, Q7520, Q7521, Q7522, Q7523, Q7524, Q7525, Q7526, Q7527, Q7528, Q7529, Q7530, Q7531, Q7532, Q7533, Q7534, Q7535, Q7536, Q7537, Q7538, Q7539, Q7540, Q7541, Q7542, Q7543, Q7544, Q7545, Q7546, Q7547, Q7548, Q7549, Q7550, Q7551, Q7552, Q7553, Q7554, Q7555, Q7556, Q7557, Q7558, Q7559, Q7560, Q7561, Q7562, Q7563, Q7564, Q7565, Q7566, Q7567, Q7568, Q7569, Q7570, Q7571, Q7572, Q7573, Q7574, Q7575, Q7576, Q7577, Q7578, Q7579, Q7580, Q7581, Q7582, Q7583, Q7584, Q7585, Q7586, Q7587, Q7588, Q7589, Q7590, Q7591, Q7592, Q7593, Q7594, Q7595, Q7596, Q7597, Q7598, Q7599, Q7600, Q7601, Q7602, Q7603, Q7604, Q7605, Q7606, Q7607, Q7608, Q7609, Q7610, Q7611, Q7612, Q7613, Q7614, Q7615, Q7616, Q7617, Q7618, Q7619, Q7620, Q7621, Q7622, Q7623, Q7624, Q7625, Q7626, Q7627, Q7628, Q7629, Q7630, Q7631, Q7632, Q7633, Q7634, Q7635, Q7636, Q7637, Q7638, Q7639, Q7640, Q7641, Q7642, Q7643, Q7644, Q7645, Q7646, Q7647, Q7648, Q7649, Q7650, Q7651, Q7652, Q7653, Q7654, Q7655, Q7656, Q7657, Q7658, Q7659, Q7660, Q7661, Q7662, Q7663, Q7664, Q7665, Q7666, Q7667, Q7668, Q7669, Q7670, Q7671, Q7672, Q7673, Q7674, Q7675, Q7676, Q7677, Q7678, Q7679, Q7680, Q7681, Q7682, Q7683, Q7684, Q7685, Q7686, Q7687, Q7688, Q7689, Q76

J13 POWER SYSTEM ARCHITECTURE

The diagram illustrates the power system architecture for the J13 connector, showing the flow of power from the AC adapter through various regulators and controllers to the Cougar-Point (PCH) and CPU.

Key Components and Connections:

- AC Adapter:** Provides input power to the system.
- SMC (Super Micro Computer):** Manages power distribution and includes components like SMC_POWER, SMC_RESET_L, and SMC_DELAY.
- Regulators:** Includes various voltage regulators such as LT3470A, LT3470A, LT3470A, and LT3470A.
- Controllers:** Includes the Cougar-Point (PCH) and CPU, which manage power distribution and provide control signals.
- Connectors:** The J13 connector is used for power distribution and control signals.

Power Flow and Control Signals:

- Power Flow:** Power flows from the AC adapter through the SMC and various regulators to the Cougar-Point (PCH) and CPU.
- Control Signals:** Control signals are provided by the SMC and Cougar-Point (PCH) to the CPU and other components.

Revision History:


REV	DESCRIPTION
1	Initial Release
2	Added SMC_DELAY
3	Added SMC_RESET_L
4	Added SMC_POWER
5	Added SMC_DELAY
6	Added SMC_RESET_L
7	Added SMC_POWER
8	Added SMC_DELAY
9	Added SMC_RESET_L
10	Added SMC_POWER
11	Added SMC_DELAY
12	Added SMC_RESET_L
13	Added SMC_POWER
14	Added SMC_DELAY
15	Added SMC_RESET_L
16	Added SMC_POWER
17	Added SMC_DELAY
18	Added SMC_RESET_L
19	Added SMC_POWER
20	Added SMC_DELAY
21	Added SMC_RESET_L
22	Added SMC_POWER
23	Added SMC_DELAY
24	Added SMC_RESET_L
25	Added SMC_POWER
26	Added SMC_DELAY
27	Added SMC_RESET_L
28	Added SMC_POWER
29	Added SMC_DELAY
30	Added SMC_RESET_L
31	Added SMC_POWER
32	Added SMC_DELAY
33	Added SMC_RESET_L
34	Added SMC_POWER
35	Added SMC_DELAY
36	Added SMC_RESET_L
37	Added SMC_POWER
38	Added SMC_DELAY
39	Added SMC_RESET_L
40	Added SMC_POWER
41	Added SMC_DELAY
42	Added SMC_RESET_L
43	Added SMC_POWER
44	Added SMC_DELAY
45	Added SMC_RESET_L
46	Added SMC_POWER
47	Added SMC_DELAY
48	Added SMC_RESET_L
49	Added SMC_POWER
50	Added SMC_DELAY

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BOM NUMBER	BOM NAME	BOM OPTIONS
085-3939	J13 MLB DEVELOPMENT BOM	J13_DEVEL:ENG
607-9090	CHN PTS,PCBA,MLB,J13	J13_COMMON
639-3552	PCBA,MLB,1.7GHZ,SA 4GB,J13	J13_CHNPTS,EEEE:DY8Q,CPU:1.7GHZ,DOR3:SAMSUNG_4GB
639-3553	PCBA,MLB,1.5GHZ,SA 4GB,J13	J13_CHNPTS,EEEE:DY8M,CPU:1.5GHZ,DOR3:SAMSUNG_4GB
639-3554	PCBA,MLB,1.5GHZ,HY 4GB,J13	J13_CHNPTS,EEEE:DY8M,CPU:1.5GHZ,DOR3:HYNIX_4GB
639-3555	PCBA,MLB,1.5GHZ,HY 8GB,J13	J13_CHNPTS,EEEE:DY8L,CPU:1.5GHZ,DOR3:HYNIX_8GB
639-3556	PCBA,MLB,1.7GHZ,HY 8GB,J13	J13_CHNPTS,EEEE:DY8K,CPU:1.7GHZ,DOR3:HYNIX_8GB
639-3557	PCBA,MLB,1.7GHZ,HY 4GB,J13	J13_CHNPTS,EEEE:DY8P,CPU:1.7GHZ,DOR3:HYNIX_4GB
639-3645	PCBA,MLB,1.5GHZ,EL 8GB,J13	J13_CHNPTS,EEEE:F0TC,CPU:1.5GHZ,DOR3:ELPIDA_8GB
639-3644	PCBA,MLB,1.7GHZ,EL 8GB,J13	J13_CHNPTS,EEEE:F0TD,CPU:1.7GHZ,DOR3:ELPIDA_8GB
639-3760	PCBA,MLB,1.8GHZ,SA 4GB,J13	J13_CHNPTS,EEEE:F25Q,CPU:1.8GHZ,DOR3:SAMSUNG_4GB
639-3761	PCBA,MLB,1.8GHZ,HY 8GB,J13	J13_CHNPTS,EEEE:F25T,CPU:1.8GHZ,DOR3:HYNIX_8GB
639-3762	PCBA,MLB,1.8GHZ,HY 4GB,J13	J13_CHNPTS,EEEE:F25V,CPU:1.8GHZ,DOR3:HYNIX_4GB
639-3763	PCBA,MLB,1.8GHZ,EL 8GB,J13	J13_CHNPTS,EEEE:F25P,CPU:1.8GHZ,DOR3:ELPIDA_8GB
639-3764	PCBA,MLB,2.0GHZ,SA 4GB,J13	J13_CHNPTS,EEEE:F25H,CPU:2.0GHZ,DOR3:SAMSUNG_4GB
639-3765	PCBA,MLB,2.0GHZ,HY 8GB,J13	J13_CHNPTS,EEEE:F25W,CPU:2.0GHZ,DOR3:HYNIX_8GB
639-3766	PCBA,MLB,2.0GHZ,HY 4GB,J13	J13_CHNPTS,EEEE:F25X,CPU:2.0GHZ,DOR3:HYNIX_4GB
639-3767	PCBA,MLB,2.0GHZ,EL 8GB,J13	J13_CHNPTS,EEEE:F25V,CPU:2.0GHZ,DOR3:ELPIDA_8GB
639-3790	PCBA,MLB,1.7GHZ,SA 8GB,J13	J13_CHNPTS,EEEE:F27V,CPU:1.7GHZ,DOR3:SAMSUNG_8GB
639-3791	PCBA,MLB,1.8GHZ,SA 8GB,J13	J13_CHNPTS,EEEE:F27Q,CPU:1.8GHZ,DOR3:SAMSUNG_8GB
639-3792	PCBA,MLB,2.0GHZ,SA 8GB,J13	J13_CHNPTS,EEEE:F27R,CPU:2.0GHZ,DOR3:SAMSUNG_8GB
639-3793	PCBA,MLB,1.7GHZ,EL 4GB,J13	J13_CHNPTS,EEEE:F27W,CPU:1.7GHZ,DOR3:ELPIDA_4GB
639-3794	PCBA,MLB,1.8GHZ,EL 4GB,J13	J13_CHNPTS,EEEE:F27T,CPU:1.8GHZ,DOR3:ELPIDA_4GB
639-3795	PCBA,MLB,2.0GHZ,EL 4GB,J13	J13_CHNPTS,EEEE:F27T,CPU:2.0GHZ,DOR3:ELPIDA_4GB

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRK]	CRITICAL	EEEE:DYRK
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRL]	CRITICAL	EEEE:DYRL
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRM]	CRITICAL	EEEE:DYRM
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRN]	CRITICAL	EEEE:DYRN
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRP]	CRITICAL	EEEE:DYRP
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DYRQ]	CRITICAL	EEEE:DYRQ
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TC]	CRITICAL	EEEE:F0TC
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F0TD]	CRITICAL	EEEE:F0TD
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25N]	CRITICAL	EEEE:F25N
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25P]	CRITICAL	EEEE:F25P
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Q]	CRITICAL	EEEE:F25Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25R]	CRITICAL	EEEE:F25R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25T]	CRITICAL	EEEE:F25T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25V]	CRITICAL	EEEE:F25V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25W]	CRITICAL	EEEE:F25W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F25Y]	CRITICAL	EEEE:F25Y
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Q]	CRITICAL	EEEE:F27Q
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27R]	CRITICAL	EEEE:F27R
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27T]	CRITICAL	EEEE:F27T
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27V]	CRITICAL	EEEE:F27V
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27W]	CRITICAL	EEEE:F27W
825-7670	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F27Y]	CRITICAL	EEEE:F27Y

Sub BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-3939	1	J13 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-9090	1	CMN PTS,PCBA,MLB,J13	CMNPTS	CRITICAL	J13_CMNPTS

SYNC MASTER-J30 MLB		SYNC DATE=07/27/2013	
PAGE TITLE			
Revision History			
	DRAWING NUMBER		SIZE
	051-9277		D
	REVISION		
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		4 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		4 OF 73	

J13 BOM GROUPS

BOM GROUP	BOM OPTIONS
J13_COMMON	ALTERNATE_COMMON,J13_MISC,J13_DEBUG:ENG,J13_PROGPARTS,USBHW2514B,EDF:YES,PCH_C1
J13_MISC	CPUNED_SLG:NO,HUB_3NOBREN_TWT,NPWS:YES,PPSV5_DCH:NO,TPAD_PCH:NO,SKIP_SV3V3:1,NAUDIBLE,BTPWR184,TBTRV:P15V,LVDGR3_BH:YES,AGX_ACOUSTIC:NO
J13_PROGPARTS	BOOTROM_PROG,SMC_PROG,TETROM:PROG
J13_DEVEL:ENG	ALTERNATE,BELT:ENG,XDP_CONN,XDP_CPU:RPM,XDP_PCH,LCPLUS,DORVREF_DAC,VREFQ:I_M3,VREFCA:L0Q_DAC,S9PGOOD_I5L_83_8Q_LED,VCCIOI9NS_ENG,AIRPORTI9NS_ENG,HDOI9NS_ENG,LCDBELI9NS_ENG
J13_DEVEL:PVT	LCPLUS,XDP_CONN
J13_DEBUG:ENG	DEVEL_BOM,MOJO:YES,XDP
J13_DEBUG:PVT	DEVEL_BOM,BELT:PROG,MOJO:YES,XDP,XDP_CPU:RPM,VREFQ:L0Q,VREFCA:L0Q,VCCIOI9NS_PROD,AIRPORTI9NS_PROD,HDOI9NS_PROD,LCDBELI9NS_PROD
J13_DEBUG:PROG	BKLT:PROG,MOJO:YES,XDP,XDP_CPU:RPM,VREFQ:L0Q,VREFCA:L0Q,LCPLUS,VCCIOI9NS_PROD,AIRPORTI9NS_PROD,HDOI9NS_PROD,LCDBELI9NS_PROD
DDR3:HYNIX_4GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L,RAMCFG1:L,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_8GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:H,RAMCFG3:L,DRAM_TYPE:ELPIDA_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H,RAMCFG1:H,RAMCFG2:L,RAMCFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
3350865	1	1C,SERIAL SPI KEYPROM,256KBIT,20MHZ,MSPB	U3690	CRITICAL	TBTRON/BLANK
34183475	1	1C,EEPROM,CR,V24.1..J11/J13	U3690	CRITICAL	TBTRON/PROG
3381098	1	1C,SMC12-A3,40MHZ/50MDIPS MCU,9X9,157BGA	U4900	CRITICAL	SMC_BLANK
3381065	1	1C,SMC12.40MHZ/50MDIPS MCU, 9X9,157BGA	U4900	CRITICAL	SMC_BLANK
34183433	1	1C,SMC_V2.1A43,Proto18,J13	U4900	CRITICAL	SMC_PROG
3350809	1	64 MBIT SPI SERIAL DUAL I/O FLASH_Macrolink	U6100	CRITICAL	BOOTROM_BLANK
3350803	1	64 MBIT SPI SERIAL DUAL I/O FLASH_Memory	U6100	CRITICAL	BOOTROM_BLANK
34183482	1	1C,EPI ROM,PROTO18,J13 J11	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Kohm alt to Toshiba
13880676	13880691		ALL	Murata alt to Samsung
37180709	37180652		ALL	KEP alt to KEP
13880671	13880673		ALL	Taiyo alt to Murata
37680790	37680928		ALL	TI alt to Fairchild
15281462	15281295		ALL	Toko alt for MEC inductor
15281085	15281307		ALL	Toko alt for Cyntec
13880703	13880648		ALL	Murata alt to Taiyo Yuden
13880684	13880660		ALL	Murata alt to Taiyo Yuden
15281493	15281300		ALL	Colicraft alt to Murata

35383238	35381428		ALL	Interall alt to OPA2333
37280186	37280185		ALL	NXP alt to Diodes
37681053	37680604		ALL	Diodes alt to Fairchild
37680855	37680613		ALL	Diodes alt to Toshiba
37680903	37680796		ALL	Fairchild alt to Siliconix
19780431	19780432		ALL	Epson alt to MOK
33784198	33784197		ALL	TDP 1.5Ghz alt to Nominal
33784236	33784196		ALL	TDP 1.7Ghz alt to Nominal
37180713	37180558		ALL	Diodes alt to ST Micro
12880333	998-4435		ALL	Sanyo alt to Kemet
12880357	998-4435		ALL	Sanyo alt to POS caps
998-4715	998-4435		ALL	Kemet_Nect alt to POS caps
998-4716	998-4435		ALL	Kemet_-0045 Flute alt to POS caps

DRAM CFG CHART

	VENDOR	CFG 1	CFG 0
	HYNIX	0	0
	SAMSUNG	1	0
	MICRON	0	1
	ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4197	1	1VB,QBP8,ES2,K0,1.5,17W,2+2,1.0,95,4M,ULVB	U1000	CRITICAL	CPU1:1.5GHZ
337S4299	1	1VB,QC55,Q8,L0,1.7,17W,2+2,1.0,3M,ULVBGA	U1000	CRITICAL	CPU1:1.7GHZ
337S4298	1	1VB,QC54,Q8,L0,1.8,17W,2+2,1.1,3M,ULVBGA	U1000	CRITICAL	CPU1:1.8GHZ
337S4296	1	1VB,QC52,Q8,L0,2.0,17W,2+2,1.1,4M,ULVBGA	U1000	CRITICAL	CPU1:2.0GHZ
337S4198	1	1VB,QBP8,ES2,K0,1.5,17W,2+2,0.95,4M,ULVB	U1000	CRITICAL	CPU:1.5GHZTDP
337S4236	1	1VB,QBP8,ES2,K0,1.7,17W,2+2,1.0,4M,ULVB,TDP	U1000	CRITICAL	CPU:1.7GHZTDP
337S4165	1	1C,PCH,PPT-MB,SFF,ES1	U1800	CRITICAL	PCH_ES1
337S4180	1	1C,PCH,PPT-MB,SFF,ES2,B0	U1800	CRITICAL	PCH_ES2
337S4235	1	1C,PCH,PPT-MB,SFF,P-Q8,C0	U1800	CRITICAL	PCH_C0
337S4275	1	1C,PCH,PPT-MB,Q877,C1,Q8	U1800	CRITICAL	PCH_C1
338S1047	1	1C,TBT,CR-4C,ES1,288 PCBGA,12X12MM	U3600	CRITICAL	TBT

333S0622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0622	4	IC, SDRAM, 2GBIT, 256MX8, DDR3-1600, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0625	4	IC, SDRAM, 4GBIT, 512MX8, DDR3-1600, 82 FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0623	4	IC, SDRAM, 2GBIT, DDR3-1600, 78P FPGA, D-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0642	4	IC, SDRAM, 4GBIT, DDR3-1600, 78P FPGA, C-DIE	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0629	4	IC, SDRAM, 4GBIT, DDR3L-1600, REV B, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U2900, U2910, U2920, U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3000, U3010, U3020, U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3100, U3110, U3120, U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0628	4	IC, SDRAM, 2GBIT, DDR3L-1600, REV D, 78P FPGA	U3200, U3210, U3220, U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB


35382929	1	1C, 16L6259, BATCHARGER, 3%, 4X40H, QFN28	U7000	CRITICAL
946-3115	1	MLB, DYNAX UV EB 0.22GRAM, K21	GLUE	CRITICAL


PD Module Parts

806-3142	1	CAN,T29,J11/J13	TBTFFENCE	CRITICAL	
806-3215	1	CAN_COVER,T29,J11/J13	TBTCOVER	CRITICAL	
806-3214	1	CAN_TOPSIDE,J11/J13	TBTTOPSIDE_1P	CRITICAL	
806-3706	1	CAN_TOPSIDE_2Piece_Cover,J11/J13	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3705	1	CAN_TOPSIDE_2Piece_Fence,J11/J13	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-3216	1	CAN,MDF,J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD,USB_MLB,J11/J13	USBCAN	CRITICAL	
806-2377	1	K78, mDP Spring	MDFSPRING	CRITICAL	NOSTUFF

SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE		PAGE NUMBER	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		5 OF 109	
		SHEET	
		5 OF 73	

8	7	6	5	4	3	2	1
Functional Test Points							
J4001: AirPort / BT Connector				J5600: Fan Connector			
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><</div>							





D

D

C


C


B


B


A

A














CPU DECOUPLING-I		
	DRAWING NUMBER	051-9277
	REVISION	2.8.0
	BRANCH	
	PAGE	16 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
SHEET		14 OF 73










SYNC MASTER=J30 MLB

SYNC DATE=07/27/2011

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER
051-9277

SIZE
D


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


REVISION
2.8.0

BRANCH

PAGE
23 OF 109

SHEET
21 OF 73






BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0,HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0,HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1,HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1,HUB_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0983	1	IC,USB2512B,USB 2.0 HUB CNTRL,36-QFN	U2600	CRITICAL	USBHUB2512B
338S0923	1	IC,USB2513B,USB 2.0,HUB CNTRL,3PRT,46QFN	U2600	CRITICAL	USBHUB2513B
338S0824	1	IC,USB2514B,USB 2.0,HUB CNTRL,4PRT	U2600	CRITICAL	USBHUB2514B

TO CONNECT TP/KB TO PCH XHCI
NOSTUFF R2611 & R2615, STUFF R2621 & R2622,R2616 & R2617





USB XHCI/EHCI2 PORT MUX FOR EXT B




PAGE TITLE		SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
USB HUB & MUX		DRAWING NUMBER		SIZE	
Apple Inc.		051-9277		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.8.0		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 109	
II NOT TO REPRODUCE OR COPY IT		PAGE		26 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		26 OF 109	
IV ALL RIGHTS RESERVED		PAGE		26 OF 109	


System RTC Power Source & 32kHz / 25MHz Clock Generator




Platform Reset Connections
Unbuffered




Buffered




PCH S0 PWRGD




DP_AUXIO_EN Inversion




PCH ME Disable Strap



GPIO Glitch Prevention



PCH Reset Button




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.

PAGE TITLE		DRAWING NUMBER	
Clock (CK505) and Chipset Support		051-9277	
Apple Inc.		SIZE D	
REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		27 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 73	
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
to	2	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	1
S3	4	0	0	1	X	0	0	1
5	0	1	1	1	0 (*)	1	1	1
to	6	0	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


CPU Memory S3 Support		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		28 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		26 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL




SYNC MASTER=F21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
 Apple Inc.	DRAWING NUMBER	051-9277	SIZE D
	REVISION	2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 73	
IV ALL RIGHTS RESERVED			






MEM CLOCK TERMINATION
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=F21 MLB

SYNC DATE=07/28/2011

DDR3 Bypassing/Termination

 Apple Inc.


DRAWING NUMBER
051-9277

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION
2.8.0


PAGE
34 OF 109


SHEET
32 OF 73





SD Detect & Reset Logic

SDCONN DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
Converts SDCONN from active-low level signal to active-high pulses
RESET_IN* must be pulled to GND if not used. SD detect logic will only function if Reset logic is low.



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
SecureDigital Card Reader			
	Apple Inc.	DRAWING NUMBER	051-9277
		REVISION	2.8.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	35 OF 109
		SHEET	33 OF 73





Power aliases required by this page:


- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP18V_TBT_REG (18V Boost Output)
- =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTPWRCTL
- =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L

BOM options provided by this page:

TBTBST:Y - Stuffs 18V boost circuitry.



7 =PP3V3_G0 TBTFWRCTL

Q3840
SSM3K15AMFVAPE

V_{DD}

1 R3840 10K 1/20W 01 2 201

C3800 0.1uF 10V X5R-CERAM 0201

U3800
SLG4AP016V

V_{DD}

CRITICAL

1 R3807 100K 1/20W 01 2 201

PP3V3 TBTLC RTR

PP1V05 TBTLC

TBT EN LC PWR

TBT RESET L
Platform (PCIe) Reset

TBT CLKREQ L

Pull-up provided by SB page.

TBT PCIe RESET L
DLY = 60 ms +/- 20%

TBT CLKREQ ISOL L
MAKE_BASE=TRUE

MR*

EN

OUT (OD)

GND

THRM PAD

SENSE 0.7V

RESET*

IN

[illegible]

1.05V TBT "LC" Switch

U3815
TPS22924
CSP
CRITICAL

36 7 =PP1V05_S0 P1V05TBT FET

TBT EN LC 1V05

U3815
TPS22924
CSP
CRITICAL

1.05V
105
K56-C2000
0201

1.05V
105
K56-C2000
0201

Part	TPS22924C
Type	Load Switch
R(on) @ 1.0V	20.3 mOhm Typ 28.6 mOhm Max

C3816 must be 10%

RC guarantees minimum 5ms to reach 0.5V

36 7 =PPIV05_S0_PIV05TBTFFET

U3815
TPS22924
CSF

A2 VIN VOUT A1 B1

CRITICAL

ON GND

U

36 7 =PPIV05_TBTLIC_FET 7
Max Current = 2A (85C)

C3815 1 1.0µF 15% 4-20V X78-CESM 0201

C3816 1 1.0µF 15% 4-20V X58-CESM 0201

Part	TPS22924C
Type	Load Switch
R(on) @ 1.0V	20.3 mOhm Typ 28.6 mOhm Max

C3816 must be 10%
RC guarantees minimum 5ms to reach 0.5V

34

[illegible]

Intel investigating whether RC is sufficient.

TPS3808 GPOW

Vt = 2.33V +/- 2%
Delay = 27.3ms

Q3825
SSM6N37FEAPE
SGT563

C3825
330PF
10%
X7R-CERH
0201

R3830
100K
5%
1/20W
MF
2201

C3831
0.0047UF
10%
25V
X5R-CERH
0402

C3830
0.1UF
10%
16V
X5R-CERH
0201

TPS3808 GPOW

VDD
SENSE
CT
GND
THERM PAD

RESET*
TPS3808
GPOW
(I_{PU})
MR*


TBT_PWR_ON_POC_RST_L
TBTPOCRST_MR_L
TBT SW RESET_L


PP3V3_S4_TBT
PP3V3_S0_FCH_GPIO

34
19


WF: C value may need tuning.


[illegible]

SYMC MASTER-J13 MLB NON POR		SYMC DATE=11/10/2011	
PAGE TITLE			
TBT Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9277	D
		REVISION	
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 38 OF 109	
		SHEET 36 OF 73	




3V S3 WLAN FET	
MOSFET	TPCP0102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)

SYNC MASTER=J11 MLB		SYNC DATE=10/11/2011	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PCIE/SATA GUMSTICK2 CONNECTOR



SYNC MASTER=J13 MLB NON POR		SYNC DATE=10/17/2011	
PAGE TITLE			
SSD CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-9277
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	38 OF 73


Right USB Port A

USB Port Power Switch



Mojo SMC Debug Mux






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

C




B

SMC USB Clock require these crystal values:5,6,8,10,12,16,18,20,24,25 MHz




Note:
ADC10 and ADC11 are shared
with comparators on Stack Board.




A


Series resistors are not stuffed until the topology of 2 SPI Masters are verified.




4	3	2	1
---	---	---	---





=PPVCCIO_S0_SMC 7 42
 CRITICAL
 Q5050
 SSM3K15AMFVAPE
 VESM
 1 G
 2 S
 3 D
 R5052
 0
 1 2
 SMC_PECI_L
 From SMC
 5% 1/20W MF 201
 1.6K
 5% 1/20W MF 201
 NOSTUFF
 R5053
 1
 2
 330
 5% 1/20W MF 201
 R5051
 1
 2
 330
 5% 1/20W MF 201
 R5034
 1 43 2
 CPU_PECI_R
 To SMC
 5% 1/20W MF 201
 From/To CPU/PCH
 PM_THRMTRIP_L 19 19 66
 66 19 19 66
 PLACE_NEAR=R2170.2+5mm



Module has 3.3K PU


SYMC MASTER=J13 MLB NON POR		SYMC DATE=11/10/2011	
PAGE TITLE			
SMC Support			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		42 OF 73	
IV ALL RIGHTS RESERVED			






(* = Multiple options)

	K21	K78
	Samsung LGD	Samsung LGD AU0
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y	* Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N	* N *
DVR - (Write: 0x4E Read: 0x4F)	Y Y	Y Y N



PAGE TITLE		PAGE NUMBER	
Voltage & Load Side Current Sensing		051-9277	
Apple Inc.		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		53 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		45 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Charger BMON (Production) Solution
ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A

PAGE TITLE		DRAWING NUMBER		SIZE	
High Side Current Sensing		051-9277		D	
Apple Inc.		REVISION		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		54 OF 109	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED				46 OF 73	

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side


Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5495		LCDCLKTISNS_PROD

SYNC MASTER=J11 MLB

SYNC DATE=08/03/2013

PAGE TITLE

Thermal Sensors

Apple Inc.

051-9277

2.8.0

55 OF 109

47 OF 73

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,NP,1/20W,100K OHM,S,0201,SMD	C5495		LCDCLKTISNS_PROD

SYNC MASTER=J11 MLB

SYNC DATE=08/03/2013

PAGE TITLE

Thermal Sensors


Apple Inc.

051-9277

2.8.0

55 OF 109

47 OF 73



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

Use GND pin B1 on U3600 for N leg

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550,R5551

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side


Placement note:
Place Q5540 on MLB bottom side opposite U5400


Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Fan			
 Apple Inc.		DRAWING NUMBER	051-9277
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	56 OF 109
		SHEET	48 OF 73

D

D

C

C


B

B

A


A

IPD Flex Connector





Keyboard Backlight Driver & Detection


To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.



Keyboard Backlight Connector



SYNC MASTER=J13 MLB NON POR		SYNC DATE=11/10/2011	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
	REVISION		
		2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 73	
IV ALL RIGHTS RESERVED			



[illegible][illegible]

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

72 40 6 72 40 6 40 6

SPKRAMP_INR_P SPKRAMP_INR_N AUD_GPIO_3

PP5V_S3_AUDIO_AMP

R6214 0 1 2 5% 1/20W HP 201

PP5V_S3_U6210

C6207 1 2 0.1UF 10% 16V X5R-CERM 0201

CRITICAL C6210 0.1UF 10% 16V X5R-CERM 0201

CRITICAL C6211 0.1UF 10% 16V X5R-CERM 0201

R6210 0 1 2 5% 1/20W HP 201

R6211 1 2 100K 5% 1/20W HP 201

MAX98300 R_P MAX98300 R_N

MAX98300

U6210

PGND

R6212 1 2 100K 5% 1/20W HP 201

R6213 1 2 100K 5% 1/20W HP 201

C6201 1 2 47UF 20% 6.3V POLY-TANT 2012-LLP

CRITICAL

SPKRAMP_OUT_P SPKRAMP_OUT_N

MIN_NECK_WIDTH=0.25 mm MIN_LINE_WIDTH=0.5 mm VOLTAGE=5V

MIN_NECK_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm

SYNC MASTER=J11 MLB SYNC DATE=09/30/2013

PAGE TITLE

AUDIO: SPEAKER AMP

Apple Inc.

051-9277

2.8.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH

PAGE

62 OF 109

SHEET

51 OF 73

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

72 40 6 72 40 6 40 6

SPKRAMP_INR_P SPKRAMP_INR_N AUD_GPIO_3

PP5V_S3_AUDIO_AMP

R6214 0 1 2 5% 1/20W HP 201

PP5V_S3_U6210

C6207 1 2 0.1UF 10% 16V X5R-CERM 0201

CRITICAL C6210 0.1UF 10% 16V X5R-CERM 0201

CRITICAL C6211 0.1UF 10% 16V X5R-CERM 0201

R6210 0 1 2 5% 1/20W HP 201

R6211 1 2 100K 5% 1/20W HP 201

MAX98300 R_P MAX98300 R_N

MAX98300

U6210

PGND

R6212 1 2 100K 5% 1/20W HP 201

R6213 1 2 100K 5% 1/20W HP 201

C6201 1 2 47UF 20% 6.3V POLY-TANT 2012-LLP

CRITICAL

SPKRAMP_OUT_P SPKRAMP_OUT_N

MIN_NECK_WIDTH=0.25 mm MIN_LINE_WIDTH=0.5 mm VOLTAGE=5V

MIN_NECK_WIDTH=0.30 mm MIN_LINE_WIDTH=0.30 mm

SYNC MASTER=J11 MLB SYNC DATE=09/30/2013

PAGE TITLE

AUDIO: SPEAKER AMP

Apple Inc.

051-9277

2.8.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


BRANCH


PAGE

62 OF 109


SHEET

51 OF 73


[illegible]





MLB to LIO Power Cable Connector



Debug LEDs
(For development only)




Right Speaker Connector




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0560	1	RES,HP,1/20W,50.90OHM,1,0201,SMD	R6912		MPM5:YES
117S0008	1	RES,HP,1/20W,1000OHM,1,0201,SMD	R6911		MPM5:YES

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



K16-Specific
Battery Connector



DC-In & Battery Connectors

Apple Inc.

051-9277

2.8.0

69 OF 109

52 OF 73

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED








CPU=IV Bridge ULV, AXG=GT2



PAGE TITLE			DRAWING NUMBER			SIZE		
CPU IMVP7 & AXG VCore Output			051-9277			D		
Apple Inc.			REVISION			2.8.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH			PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			75 OF 109		
II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET		
IV ALL RIGHTS RESERVED			58 OF 73					

CPU VCCIO (1.05V S0) Regulator



OCF = R7641 x 8.5uA / R7640
OCF = 25.6A
Vout = 0.5V * (1 + Ra / Rb)

CPU VCCIO (1.05V) Power Supply	
Apple Inc.	DRAWING NUMBER 051-9277
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 2.8.0 BRANCH PAGE 76 OF 109 SHEET 59 OF 73

D

C

B


A

D

C




B


A





1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.8.0
		BRANCH	
		PAGE	77 OF 109
		SHEET	60 OF 73





D

C

B

A


D


C


B

A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
518S0829	1	CONN212-AK,P=0.4,10P,W=BOSS,HP	J9000		



SYNC MASTER=K21 MLB		SYNC DATE=07/28/2011	
PAGE TITLE			
Internal DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	90 OF 109
		SHEET	63 OF 73



8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU Signal Constraints				CPU Net Properties																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>CPU_45S</td><td>*</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=45_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_27P4S</td><td>*</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>0.100 MM</td><td>0.100 MM</td></tr></table>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD	CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM	<table><tr><th colspan="3">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>PHYSICAL</th><th>SPACING</th></tr><tr><td>DMI_S2N</td><td>PCIE_80D</td><td>PCIE_PCH_TX</td><td>DMI_S2N_P<3:0></td><td>9</td><td>17</td></tr><tr><td>DMI_S2N</td><td>PCIE_80D</td><td>PCIE_PCH_TX</td><td>DMI_S2N_N<3:0></td><td>9</td><td>17</td></tr><tr><td>DMI_N2S</td><td>PCIE_80D</td><td>PCIE_PCH_RX</td><td>DMI_N2S_P<3:0></td><td>9</td><td>17</td></tr><tr><td>DMI_N2S</td><td>PCIE_80D</td><td>PCIE_PCH_RX</td><td>DMI_N2S_N<3:0></td><td>9</td><td>17</td></tr><tr><td>FDI_DATA</td><td>PCIE_80D</td><td>PCIE_PCH_RX</td><td>FDI_DATA_P<7:0></td><td>9</td><td>17</td></tr><tr><td>FDI_DATA</td><td>PCIE_80D</td><td>PCIE_PCH_RX</td><td>FDI_DATA_N<7:0></td><td>9</td><td>17</td></tr><tr><td>CPU_45S</td><td>CPU_45S</td><td>CPU_AGTL</td><td>FDI_FSYNC<1..0></td><td>9</td><td>17</td></tr><tr><td>CPU_45S</td><td>CPU_45S</td><td>CPU_AGTL</td><td>FDI_LSYNC<1..0></td><td>9</td><td>17</td></tr><tr><td>CPU_45S</td><td>CPU_45S</td><td>CPU_AGTL</td><td>FDI_INT</td><td>9</td><td>17</td></tr><tr><td>CPU_PECT</td><td>CPU_45S</td><td>CPU_COMP</td><td>CPU_PECT</td><td>10</td><td>19</td><td>42</td></tr><tr><td>PM_SYNC</td><td>CPU_45S</td><td>CPU_AGTL</td><td>PM_SYNC</td><td>10</td><td>17</td><td></td></tr><tr><td>PM_MEM_PWRGD</td><td>CPU_45S</td><td>CPU_AGTL</td><td>PM_MEM_PWRGD</td><td>10</td><td>17</td><td>26</td></tr><tr><td></td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_DBRESET_L</td><td>10</td><td>23</td><td>25</td></tr><tr><td></td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_PRDY_L</td><td>10</td><td>23</td><td></td></tr><tr><td></td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_PREQ_L</td><td>10</td><td>23</td><td></td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_COMP</td><td>EDP_COMP</td><td>9</td><td></td><td></td></tr><tr><td></td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU_PEG_COMP</td><td>9</td><td></td><td></td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU_SM_RCOMP<0></td><td>10</td><td></td><td></td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU_SM_RCOMP<1></td><td>10</td><td></td><td></td></tr><tr><td>CPU_SM_RCOMP</td><td>CPU_27P4S</td><td>CPU_COMP</td><td>CPU_SM_RCOMP<2></td><td>10</td><td></td><td></td></tr><tr><td>CPU_45S</td><td>CPU_45S</td><td>CPU_ITP</td><td>CPU_CFG<11..0></td><td>9</td><td>23</td><td></td></tr><tr><td>CPU_CATERR_L</td><td>CPU_45S</td><td>CPU_AGTL</td><td>CPU_CATERR_L</td><td>10</td><td>41</td><td></td></tr><tr><td>CPU_45S</td><td>CPU_45S</td><td>CPU_AGTL</td><td>CPU_VCCIO_SEL</td><td>12</td><td></td><td></td></tr><tr><td>CPU_PROCHOT_L</td><td>CPU_45S</td><td>CPU_AGTL</td><td>CPU_PROCHOT_L</td><td>10</td><td>41</td><td>57</td></tr><tr><td>CPU_PWRGD</td><td>CPU_45S</td><td>CPU_AGTL</td><td>CPU_PWRGD</td><td>10</td><td>19</td><td>23</td></tr><tr><td>PM_THRMTRIP_L</td><td>CPU_45S</td><td>CPU_8MIL</td><td>PM_THRMTRIP_L</td><td>10</td><td>19</td><td>42</td></tr><tr><td>DMI_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>DMI_CLK100M_CPU_P</td><td>10</td><td>16</td><td></td></tr><tr><td>DMI_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>DMI_CLK100M_CPU_N</td><td>10</td><td>16</td><td></td></tr><tr><td>DPLL_REF_CLK120M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>DPLL_REF_CLKP</td><td>8</td><td>10</td><td></td></tr><tr><td>DPLL_REF_CLK120M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>DPLL_REF_CLKN</td><td>8</td><td>10</td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>ITPCPU_CLK100M_P</td><td>10</td><td>16</td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>ITPCPU_CLK100M_N</td><td>10</td><td>16</td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>ITPXDP_CLK100M_P</td><td>16</td><td>23</td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>ITPXDP_CLK100M_N</td><td>16</td><td>23</td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>XDP_CPU_CLK100M_P</td><td>23</td><td></td><td></td></tr><tr><td>ITPCPU_CLK100M</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>XDP_CPU_CLK100M_N</td><td>23</td><td></td><td></td></tr><tr><td>XDP_TDT</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_TDI</td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_TDO</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_TDO</td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_TMS</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_TMS</td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_TCK</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_TCK</td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_TRST_L</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPU_TRST_L</td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_BPM_L</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_BPM_L<3..0></td><td>10</td><td>23</td><td></td></tr><tr><td>XDP_BPM_L_R_CFG</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_BPM_L<7..4></td><td>10</td><td>23</td><td></td></tr><tr><td>(XDP_BPM_L_R_CFG)</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_OBSDATA_B<3..0></td><td>23</td><td></td><td></td></tr><tr><td>(XDP_BPM_L_R_CFG)</td><td>CPU_45S</td><td>CPU_ITP</td><td>CPU_CFG<15..12></td><td>9</td><td>23</td><td></td></tr><tr><td>(FSB_CPURST_L)</td><td>CPU_45S</td><td>CPU_ITP</td><td>XDP_CPURST_L</td><td>23</td><td></td><td></td></tr><tr><td>CPU_VCCSENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE_P</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_VCCSENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE_N</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_VCCIOSENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_VCCIOSENSE_P</td><td>12</td><td>59</td><td></td></tr><tr><td>CPU_VCCIOSENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_VCCIOSENSE_N</td><td>12</td><td>59</td><td></td></tr><tr><td>CPU_AXG_SENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_AXG_SENSE_P</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_AXG_SENSE</td><td>SENSE_1T01_P2MM</td><td>CPU_VCCSENSE</td><td>CPU_AXG_SENSE_N</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VDDQ_SENSE_P</td><td>12</td><td></td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VDDQ_SENSE_N</td><td>12</td><td></td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_AXG_VALSENSE_P</td><td>9</td><td></td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_AXG_VALSENSE_N</td><td>9</td><td></td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VCC_VALSENSE_P</td><td>9</td><td></td><td></td></tr><tr><td>CPU_VALSENSE</td><td>CPU_27P4S</td><td>CPU_VCCSENSE</td><td>CPU_VCC_VALSENSE_N</td><td>9</td><td></td><td></td></tr><tr><td>CPU_SVIDALERT_L</td><td>CPU_45S</td><td>CPU_COMP</td><td>CPU_VIDALERT_L</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_SVIDSCLK</td><td>CPU_45S</td><td>CPU_COMP</td><td>CPU_VIDCLK</td><td>12</td><td>57</td><td></td></tr><tr><td>CPU_SVIDSOUT</td><td>CPU_45S</td><td>CPU_COMP</td><td>CPU_VIDSOUT</td><td>12</td><td>57</td><td></td></tr><tr><td>PCIE_CPU_MUX_R2D</td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_C_P<0></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CPU_MUX_R2D</td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_C_N<0></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_MUX_IN_P</td><td>38</td><td></td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_MUX_IN_N</td><td>38</td><td></td><td></td></tr><tr><td>PCIE_CPU_MUX_D2R</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_P<0></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CPU_MUX_D2R</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_N<0></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_MUX_OUT_P</td><td>38</td><td></td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_MUX_OUT_N</td><td>38</td><td></td><td></td></tr><tr><td>PCIE_CPU_SSD_R2D</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_R2D_C_P<1></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CPU_SSD_R2D</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_R2D_C_N<1></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_P<1></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_TX</td><td>PCIE_SSD_R2D_N<1></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CPU_SSD_D2R</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_P<1></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CPU_SSD_D2R</td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_N<1></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_C_P<1></td><td>6</td><td>38</td><td></td></tr><tr><td></td><td>PCIE_80D</td><td>PCIE_CPU_RX</td><td>PCIE_SSD_D2R_C_N<1></td><td>6</td><td>38</td><td></td></tr><tr><td>PCIE_CLK100M_SSD</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>PCIE_CLK100M_SSD_P</td><td>6</td><td>16</td><td>38</td></tr><tr><td>PCIE_CLK100M_SSD</td><td>CLK_PCIE_80D</td><td>CLK_PCIE</td><td>PCIE_CLK100M_SSD_N</td><td>6</td><td>16</td><td>38</td></tr><tr><td>DP_INT_ML</td><td>DP_80D</td><td>DP_TX</td><td>DP_INT_ML_P<3..0></td><td>9</td><td>63</td><td></td></tr><tr><td>DP_INT_ML</td><td>DP_80D</td><td>DP_TX</td><td>DP_INT_ML_N<3..0></td><td>9</td><td>63</td><td></td></tr><tr><td></td><td>DP_80D</td><td>DP_TX</td><td>DP_INT_ML_F_P<3..0></td><td>6</td><td>63</td><td></td></tr><tr><td></td><td>DP_80D</td><td>DP_TX</td><td>DP_INT_ML_F_N<3..0></td><td>6</td><td>63</td><td></td></tr><tr><td>DP_INT_AUXCH</td><td>DP_80D</td><td>DP_AUX</td><td>DP_INT_AUX_CH_C_P</td><td>6</td><td>63</td><td></td></tr><tr><td>DP_INT_AUXCH</td><td>DP_80D</td><td>DP_AUX</td><td>DP_INT_AUX_CH_C_N</td><td>6</td><td>63</td><td></td></tr><tr><td></td><td>DP_80D</td><td>DP_AUX</td><td>DP_INT_AUX_CH_P</td><td>6</td><td>63</td><td></td></tr><tr><td></td><td>DP_80D</td><td>DP_AUX</td><td>DP_INT_AUX_CH_N</td><td>6</td><td>63</td><td></td></tr></table>				NET_TYPE			ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_P<3:0>	9	17	DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_N<3:0>	9	17	DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_P<3:0>	9	17	DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_N<3:0>	9	17	FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_P<7:0>	9	17	FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_N<7:0>	9	17	CPU_45S	CPU_45S	CPU_AGTL	FDI_FSYNC<1..0>	9	17	CPU_45S	CPU_45S	CPU_AGTL	FDI_LSYNC<1..0>	9	17	CPU_45S	CPU_45S	CPU_AGTL	FDI_INT	9	17	CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT	10	19	42	PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	10	17		PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	10	17	26		CPU_45S	CPU_ITP	XDP_DBRESET_L	10	23	25		CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	10	23			CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	10	23			CPU_27P4S	CPU_COMP	EDP_COMP	9				CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9			CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	10			CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	10			CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	10			CPU_45S	CPU_45S	CPU_ITP	CPU_CFG<11..0>	9	23		CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L	10	41		CPU_45S	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	12			CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	10	41	57	CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	10	19	23	PM_THRMTRIP_L	CPU_45S	CPU_8MIL	PM_THRMTRIP_L	10	19	42	DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	10	16		DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	10	16		DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	8	10		DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	8	10		ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	10	16		ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	10	16		ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_P	16	23		ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_N	16	23		ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	23			ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	23			XDP_TDT	CPU_45S	CPU_ITP	XDP_CPU_TDI	10	23		XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	10	23		XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	10	23		XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	10	23		XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L	10	23		XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>	10	23		XDP_BPM_L_R_CFG	CPU_45S	CPU_ITP	XDP_BPM_L<7..4>	10	23		(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	23			(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	CPU_CFG<15..12>	9	23		(FSB_CPURST_L)	CPU_45S	CPU_ITP	XDP_CPURST_L	23			CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	12	57		CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	12	57		CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12	59		CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12	59		CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	12	57		CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	12	57		CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P	12			CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N	12			CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	9			CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	9			CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	9			CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	9			CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L	12	57		CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDCLK	12	57		CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	12	57		PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<0>	6	38		PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<0>	6	38			PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_P	38				PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_N	38			PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<0>	6	38		PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<0>	6	38			PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_P	38				PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_N	38			PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_P<1>	6	38		PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_N<1>	6	38			PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<1>	6	38			PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<1>	6	38		PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<1>	6	38		PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<1>	6	38			PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<1>	6	38			PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<1>	6	38		PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	6	16	38	PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	6	16	38	DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	9	63		DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	9	63			DP_80D	DP_TX	DP_INT_ML_F_P<3..0>	6	63			DP_80D	DP_TX	DP_INT_ML_F_N<3..0>	6	63		DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	6	63		DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	6	63			DP_80D	DP_AUX	DP_INT_AUX_CH_P	6	63			DP_80D	DP_AUX	DP_INT_AUX_CH_N	6	63		<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_8MIL</td><td>*</td><td>*</td><td>CPU_8MIL_2ANY</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_8MIL	*	*	CPU_8MIL_2ANY	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_8MIL_2ANY</td><td>*</td><td>8 MIL</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_8MIL_2ANY	*	8 MIL	?
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_P<3:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DMI_S2N	PCIE_80D	PCIE_PCH_TX	DMI_S2N_N<3:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_P<3:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DMI_N2S	PCIE_80D	PCIE_PCH_RX	DMI_N2S_N<3:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_P<7:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
FDI_DATA	PCIE_80D	PCIE_PCH_RX	FDI_DATA_N<7:0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_45S	CPU_45S	CPU_AGTL	FDI_FSYNC<1..0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_45S	CPU_45S	CPU_AGTL	FDI_LSYNC<1..0>	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_45S	CPU_45S	CPU_AGTL	FDI_INT	9	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT	10	19	42																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	10	17																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	10	17	26																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	CPU_45S	CPU_ITP	XDP_DBRESET_L	10	23	25																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	CPU_27P4S	CPU_COMP	EDP_COMP	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_45S	CPU_45S	CPU_ITP	CPU_CFG<11..0>	9	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU_CATERR_L	10	41																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_45S	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	10	41	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	10	19	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
PM_THRMTRIP_L	CPU_45S	CPU_8MIL	PM_THRMTRIP_L	10	19	42																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	10	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	10	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	8	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	8	10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	10	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	10	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_P	16	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPXDP_CLK100M_N	16	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
XDP_TDT	CPU_45S	CPU_ITP	XDP_CPU_TDI	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_TRST_L	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_BPM_L	CPU_45S	CPU_ITP	XDP_BPM_L<3..0>	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
XDP_BPM_L_R_CFG	CPU_45S	CPU_ITP	XDP_BPM_L<7..4>	10	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
(XDP_BPM_L_R_CFG)	CPU_45S	CPU_ITP	CPU_CFG<15..12>	9	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
(FSB_CPURST_L)	CPU_45S	CPU_ITP	XDP_CPURST_L	23																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12	59																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12	59																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N	12																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDCLK	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	12	57																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<0>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_MUX_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<0>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_P	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_MUX_IN_N	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<0>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_MUX_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<0>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_P	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_MUX_OUT_N	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_P<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_R2D_C_N<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<1>	6	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	6	16	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	6	16	38																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	9	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	9	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	DP_80D	DP_TX	DP_INT_ML_F_P<3..0>	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	DP_80D	DP_TX	DP_INT_ML_F_N<3..0>	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	DP_80D	DP_AUX	DP_INT_AUX_CH_P	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
	DP_80D	DP_AUX	DP_INT_AUX_CH_N	6	63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_8MIL	*	*	CPU_8MIL_2ANY																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_8MIL_2ANY	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_ITP</td><td>*</td><td>*</td><td>CPU_ITP_2ANY</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_ITP	*	*	CPU_ITP_2ANY	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_ITP_2ANY</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_ITP_2ANY	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_ITP	*	*	CPU_ITP_2ANY																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_COMP</td><td>CPU_COMP</td><td>*</td><td>CPU_COMP_2SELF</td></tr><tr><td>CPU_COMP</td><td>*</td><td>*</td><td>CPU_COMP_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF	CPU_COMP	*	*	CPU_COMP_2OTHER	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_COMP_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_COMP_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_COMP	*	*	CPU_COMP_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_VCCSENSE</td><td>CPU_VCCSENSE</td><td>*</td><td>CPU_VCCSENSE_2SELF</td></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>*</td><td>CPU_VCCSENSE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF	CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_VCCSENSE_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_VCCSENSE_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>*</td><td>CPU_VCCSENSE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_VCCSENSE_2SELF</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_VCCSENSE_2OTHER</td><td>*</td><td>=6x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?	CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCI-Express Interface Constraints				Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>PCIE_80D</td><td>*</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td></tr><tr><td>CLK_PCIE_80D</td><td>*</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td><td>=80_OHM_DIFF</td></tr></table>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>CLK_PCIE</td><td>CLK_PCIE</td><td>*</td><td>CLK_PCIE_2SELF</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>*</td><td>CLK_PCIE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF	CLK_PCIE	*	*	CLK_PCIE_2OTHER	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CLK_PCIE_2SELF</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?	CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CLK_PCIE	*	*	CLK_PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIe Clock Spacing				<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CLK_PCIE_2OTHER</td><td>TOP,BOTTOM</td><td>=10x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU PCIe Spacing				<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE_TX2TX</td><td>TOP,BOTTOM</td><td>=5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2RX</td><td>TOP,BOTTOM</td><td>=5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_TX2OTHERTX</td><td>TOP,BOTTOM</td><td>=5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2OTHERRX</td><td>TOP,BOTTOM</td><td>=5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_TX2RX</td><td>TOP,BOTTOM</td><td>=7x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2TX</td><td>TOP,BOTTOM</td><td>=7x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_2OTHERHS</td><td>TOP,BOTTOM</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_2OTHER</td><td>TOP,BOTTOM</td><td>=5x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?	PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?	PCIE_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?	PCIE_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?	PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?	PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?	PCIE_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_CPU_TX</td><td>PCIE_CPU_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_CPU_RX</td><td>PCIE_CPU_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_CPU_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_CPU_RX</td><td>*_CPU_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_CPU_TX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_CPU_RX</td><td>*_CPU_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_CPU_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_CPU_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_CPU_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX	PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX	PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX	PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX	PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2RX	PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX	PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS	PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS	PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS	PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS	PCIE_CPU_TX	*	*	PCIE_2OTHER	PCIE_CPU_RX	*	*	PCIE_2OTHER	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE_TX2TX</td><td>*</td><td>=2.5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2RX</td><td>*</td><td>=2.5x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_TX2OTHERTX</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2OTHERRX</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_TX2RX</td><td>*</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_RX2TX</td><td>*</td><td>=6x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_2OTHERHS</td><td>*</td><td>=4x_DIELECTRIC</td><td>?</td></tr><tr><td>PCIE_2OTHER</td><td>*</td><td>=3x_DIELECTRIC</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCIE_TX2TX	*	=2.5x_DIELECTRIC	?	PCIE_RX2RX	*	=2.5x_DIELECTRIC	?	PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?	PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?	PCIE_TX2RX	*	=6x_DIELECTRIC	?	PCIE_RX2TX	*	=6x_DIELECTRIC	?	PCIE_2OTHERHS	*	=4x_DIELECTRIC	?	PCIE_2OTHER	*	=3x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_TX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_CPU_RX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_TX2RX	*	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_RX2TX	*	=6x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_2OTHER	*	=3x_DIELECTRIC	?																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCH PCIe Spacing				<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_PCH_TX</td><td>PCIE_PCH_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_PCH_RX</td><td>PCIE_PCH_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_PCH_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX	PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX	PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX	PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX	PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*	*	PCIE_2OTHER	PCIE_PCH_RX	*	*	PCIE_2OTHER	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>PCIE_PCH_TX</td><td>PCIE_PCH_TX</td><td>*</td><td>PCIE_TX2TX</td></tr><tr><td>PCIE_PCH_RX</td><td>PCIE_PCH_RX</td><td>*</td><td>PCIE_RX2RX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_TX2OTHERTX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_RX2OTHERRX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_PCH_RX</td><td>*</td><td>PCIE_TX2RX</td></tr><tr><td>PCIE_PCH_RX</td><td>*_PCH_TX</td><td>*</td><td>PCIE_RX2TX</td></tr><tr><td>PCIE_PCH_TX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_TX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_RX</td><td>*_RX</td><td>*</td><td>PCIE_2OTHERHS</td></tr><tr><td>PCIE_PCH_TX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr><tr><td>PCIE_PCH_RX</td><td>*</td><td>*</td><td>PCIE_2OTHER</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX	PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX	PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX	PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX	PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX	PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX	PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS	PCIE_PCH_TX	*	*	PCIE_2OTHER	PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_TX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
PCIE_PCH_RX	*	*	PCIE_2OTHER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.				Note: DisplayPort tables are on Page 103																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	SATA3_PCH_TX	*	SATA3_TX2TX
SATA3_PCH_RX	SATA3_PCH_RX	*	SATA3_RX2RX
SATA3_PCH_TX	*_PCH_TX	*	SATA3_TX2OTHERTX
SATA3_PCH_RX	*_PCH_RX	*	SATA3_RX2OTHERRX
SATA3_PCH_TX	*_PCH_RX	*	SATA3_TX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_RX2TX
SATA3_PCH_TX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_TX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_RX	*_RX	*	SATA3_2OTHERHS
SATA3_PCH_TX	*	*	SATA3_2OTHER
SATA3_PCH_RX	*	*	SATA3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
SATA3_20OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
SATA3_20OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	*	=2.5x_DIELECTRIC	?
SATA3_RX2RX	*	=2.5x_DIELECTRIC	?
SATA3_TX2OTHERTX	*	=4x_DIELECTRIC	?
SATA3_RX2OTHERRX	*	=4x_DIELECTRIC	?
SATA3_TX2RX	*	=6x_DIELECTRIC	?
SATA3_RX2TX	*	=6x_DIELECTRIC	?
SATA3_2OTHERHS	*	=4x_DIELECTRIC	?
SATA3_2OTHERS	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX20THERTX	*	=4x_DIELECTRIC	?
USB3_RX20THERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_20THERHS	*	=4x_DIELECTRIC	?
USB3_20THER	*	=3x_DIELECTRIC	?

SOURCE: 471984 Cheif River MS PDG 1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_P	16 38
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_N	16 38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_P	38
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_N	38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_P	6 38
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_N	6 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_P	16 38
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_N	16 38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_P	38
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_N	38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_P	6 38
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_N	6 38
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	18 24
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	18 24
	USB_BT	USB_80D	USB	USB_BT_P	24 37
	USB_BT	USB_80D	USB	USB_BT_N	24 37
		USB_80D	USB	USB_BT_CONN_P	6 37
		USB_80D	USB	USB_BT_CONN_N	6 37
		USB_80D	USB	USB_BT_WAKE_P	37
		USB_80D	USB	USB_BT_WAKE_N	37
	USB_TPAD	USB_80D	USB	USB_TPAD_P	49
	USB_TPAD	USB_80D	USB	USB_TPAD_N	49
		USB_80D	USB	USB_TPAD_CONN_P	6
		USB_80D	USB	USB_TPAD_CONN_N	6
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_P	24
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_N	24
		USB_80D	USB	USB_TPAD_R_P	24 49
		USB_80D	USB	USB_TPAD_R_N	24 49
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P	49
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N	49
	USB_SDCARD	USB_80D	USB	USB_SDCARD_P	24 33
	USB_SDCARD	USB_80D	USB	USB_SDCARD_N	24 33
	USB_SMC	USB_80D	USB	USB_SMC_P	24 41
	USB_SMC	USB_80D	USB	USB_SMC_N	24 41
	USB_CAMERA	USB_80D	USB	USB_CAMERA_P	6 18 40
	USB_CAMERA	USB_80D	USB	USB_CAMERA_N	6 18 40
	USB_EXT_A	USB_80D	USB	USB_EXT_A_P	18 39
	USB_EXT_A	USB_80D	USB	USB_EXT_A_N	18 39
		UART_45S	UART	SMC_DEBUGPRT_TX_L	39 41 42
		UART_45S	UART	SMC_DEBUGPRT_RX_L	39 41 42
		USB_80D	USB	USB2_EXT_A_MUXED_P	39
		USB_80D	USB	USB2_EXT_A_MUXED_N	39
		USB_80D	USB	USB2_EXT_A_MUXED_F_P	39
		USB_80D	USB	USB2_EXT_A_MUXED_F_N	39
	USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_RX_P	18 39
	USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_RX_N	18 39
	USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_P	18 39
	USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_N	18 39
		USB_80D	USB3_PCH_RX	USB3_EXT_A_RX_F_P	39
		USB_80D	USB3_PCH_RX	USB3_EXT_A_RX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_F_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_F_N	39
		USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_C_P	39
		USB_80D	USB3_PCH_TX	USB3_EXT_A_TX_C_N	39
	USB_EXTB	USB_80D	USB	USB_EXTB_P	6 24 40
	USB_EXTB	USB_80D	USB	USB_EXTB_N	6 24 40
		USB_80D	USB	USB_EXTB_EHCI_P	18 24
		USB_80D	USB	USB_EXTB_EHCI_N	18 24
		USB_80D	USB	USB_EXTB_XHCI_P	18 24
		USB_80D	USB	USB_EXTB_XHCI_N	18 24
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_P	18 40
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_RX_N	18 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_P	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_RC_N	6 40
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_P	39
		USB_80D	USB3_PCH_RX	USB3_EXTB_RX_CONN_N	39
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_P	18 40
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_TX_N	18 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_P	6 40
		USB_80D	USB3_PCH_TX	USB3_EXTB_TX_C_N	6 40
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_P	18 24
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_N	18 24
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_N	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_P	16
	PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_N	16
		CPU_45S	CLK_PCTIE	PCH_CLK14P3M_REFCLK	16

SATA SSD


USB Hub nets

USB Camera nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Unused USB nets

SYMC MASTER=J13 CONSTRAINTS		SYMC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 1			
	Apple Inc.	DRAWING NUMBER	051-9277
		SIZE	D
		REVISION	2.8.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 102 OF 109 SHEET 68 OF 73	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
00	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P	46 47
	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N	46 47
00	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_P	47
	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_N	47
	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBOT_THMSNS_P	47
	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_MLBOT_THMSNS_N	47
	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_P	47
00	SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_N	47
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_P	9 47
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_N	9 47
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_P	47
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_N	47
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_N	45 59
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_P	45 59
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_P	45 57 58
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_N	45 58
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_P	45
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_N	45
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_P	45 58
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_N	45 58
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_P	45
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_N	45
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_P	45 54
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_N	45 54
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_P	45
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_N	45
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_P	45 61
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_N	45 61
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_P	45
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_N	45
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_P	57 58
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_N	57 58
00	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_P	57 58
	SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_N	57 58
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	8 46
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	8 46
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_N	46
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_P	46
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_N	46 56
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_P	46 56
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N	37 46
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P	37 46
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_N	38 46
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_P	38 46
00	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	8 46
	SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	8 46
00	AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_P	6 40 51
	AUD_DIFF	1:1_DIFFPAIR	AUDIO	SPKRAMP_INR_N	6 40 51
	SENSE_DIFFPAIR	1:1_DIFFPAIR	AUDIO	MAX98300_R_P	51
	SENSE_DIFFPAIR	1:1_DIFFPAIR	AUDIO	MAX98300_R_N	51
00	SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_P	6 51 52
	SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT_N	6 51 52
00			SB_POWER	PP3V3_S5	6 7
			SB_POWER	PP3V3_S0	6 7
			GND	GND	

SYNC MASTER-713 CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER 051-9277	SIZE D
		REVISION 2.8.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 108 OF 109	
		SHEET 72 OF 73	

J11/J13 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO _TYPE, BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2,ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3,ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4,ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2,ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3,ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4,ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2,ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3,ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4,ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD


Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SYNCH MASTER-713 CONSTRAINTS		SYNCH DATE=01/11/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9277		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	2.8.0		
	BRANCH		
	PAGE		
	109		OF 109
	SHEET		
	73		OF 73